             Lattice Mapping Report File for Design Module 'TinyFPGA_A2'

    Design Information

    Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial
         4Bit_P2_a2_impl.ngd -o 4Bit_P2_a2_impl_map.ncd -pr 4Bit_P2_a2_impl.prf -mp
         4Bit_P2_a2_impl.mrp -lpf C:/FPGA/4BitProject/impl/4Bit_P2_a2_impl.lpf -lpf
         C:/FPGA/4BitProject/template_P2_a2.lpf -c 0 -gui -msgset
         C:/FPGA/4BitProject/promote.xml
    Target Vendor:  LATTICE
    Target Device:  LCMXO2-1200HCQFN32
    Target Performance:   4
    Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.1.454
    Mapped on:  11/22/21  17:18:23

    Design Summary
       Number of registers:     74 out of  1346 (5%)
          PFU registers:           74 out of  1280 (6%)
          PIO registers:            0 out of    66 (0%)
       Number of SLICEs:       624 out of   640 (98%)
          SLICEs as Logic/ROM:    624 out of   640 (98%)
          SLICEs as RAM:            0 out of   480 (0%)
          SLICEs as Carry:         34 out of   640 (5%)
       Number of LUT4s:        1247 out of  1280 (97%)
          Number used as logic LUTs:        1179
          Number used as distributed RAM:     0
          Number used as ripple logic:       68
          Number used as shift registers:     0
       Number of PIO sites used: 18 + 4(JTAG) out of 22 (100%)
       Number of block RAMs:  4 out of 7 (57%)
       Number of GSRs:        0 out of 1 (0%)
       EFB used :        No
       JTAG used :       No
       Readback used :   No
       Oscillator used : Yes
       Startup used :    No
       POR :             On
       Bandgap :         On
       Number of Power Controller:  0 out of 1 (0%)
       Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
       Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
       Number of DCCA:  0 out of 8 (0%)
       Number of DCMA:  0 out of 2 (0%)
       Number of PLLs:  0 out of 1 (0%)
       Number of DQSDLLs:  0 out of 2 (0%)
       Number of CLKDIVC:  0 out of 4 (0%)
       Number of ECLKSYNCA:  0 out of 4 (0%)
       Number of ECLKBRIDGECS:  0 out of 2 (0%)
       Notes:-
          1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
         distributed RAMs) + 2*(Number of ripple logic)
          2. Number of logic LUT4s does not include count of distributed RAM and
         ripple logic.
       Number of clocks:  2
         Net clk: 31 loads, 31 rising, 0 falling (Driver: internal_oscillator_inst )

         Net led_timer[19]: 22 loads, 22 rising, 0 falling (Driver:

         led_timer_86__i19 )
       Number of Clock Enables:  3
         Net PHASE: 4 loads, 4 LSLICEs
         Net Microcode1_Output_4: 2 loads, 2 LSLICEs
         Net Microcode1_Output_5: 4 loads, 4 LSLICEs
       Number of LSRs:  2
         Net RESETn: 11 loads, 11 LSLICEs
         Net Program_Address_11: 7 loads, 7 LSLICEs
       Number of nets driven by tri-state buffers:  0
       Top 10 highest fanout non-clock nets:
         Net p2pin11_c_3: 681 loads
         Net p2pin8_c_0: 536 loads
         Net p2pin9_c_1: 494 loads
         Net p2pin10_c_2: 486 loads
         Net p2pin12_c_4: 416 loads
         Net p2pin13_c_5: 241 loads
         Net p2pin14_c_6: 123 loads
         Net p2pin15_c_7: 60 loads
         Net Program_Address_8: 38 loads
         Net n8130: 28 loads

       Number of warnings:  0
       Number of errors:    0

    Design Errors/Warnings

       No errors or warnings present.

    IO (PIO) Attributes

    +---------------------+-----------+-----------+------------+
    | IO Name             | Direction | Levelmode | IO         |
    |                     |           |  IO_TYPE  | Register   |
    +---------------------+-----------+-----------+------------+
    | p2pin0              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin1              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin2              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin3              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin4              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin5              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | pin7_done           | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | pin8_pgmn           | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+

    | p2pin6              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin7              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin8              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin9              | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin10             | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin11             | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin12             | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin13             | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin14             | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+
    | p2pin15             | OUTPUT    | LVCMOS25  |            |
    +---------------------+-----------+-----------+------------+

    Removed logic

    Block GSR_INST undriven or does not drive anything - clipped.
    Signal led_timer_19_enable_13 was merged into signal Microcode1_Output_5
    Signal n4148 was merged into signal RESETn
    Signal led_timer_19_enable_14 was merged into signal Microcode1_Output_4
    Signal led_timer_19_enable_10 was merged into signal PHASE
    Signal VCC_net undriven or does not drive anything - clipped.
    Signal led_timer_86_add_4_33/S1 undriven or does not drive anything - clipped.
    Signal led_timer_86_add_4_33/CO undriven or does not drive anything - clipped.
    Signal add_5428_1/S1 undriven or does not drive anything - clipped.
    Signal add_5428_1/S0 undriven or does not drive anything - clipped.
    Signal add_5428_1/CI undriven or does not drive anything - clipped.
    Signal add_5428_3/S1 undriven or does not drive anything - clipped.
    Signal add_5428_3/S0 undriven or does not drive anything - clipped.
    Signal add_5428_5/S1 undriven or does not drive anything - clipped.
    Signal add_5428_5/S0 undriven or does not drive anything - clipped.
    Signal add_5428_7/S1 undriven or does not drive anything - clipped.
    Signal add_5428_7/S0 undriven or does not drive anything - clipped.
    Signal add_5428_9/S1 undriven or does not drive anything - clipped.
    Signal add_5428_9/S0 undriven or does not drive anything - clipped.
    Signal add_5428_11/S1 undriven or does not drive anything - clipped.
    Signal add_5428_11/S0 undriven or does not drive anything - clipped.
    Signal add_5428_13/S1 undriven or does not drive anything - clipped.
    Signal add_5428_13/S0 undriven or does not drive anything - clipped.
    Signal add_5428_15/S1 undriven or does not drive anything - clipped.
    Signal add_5428_15/S0 undriven or does not drive anything - clipped.
    Signal add_5428_17/S1 undriven or does not drive anything - clipped.
    Signal add_5428_17/S0 undriven or does not drive anything - clipped.
    Signal add_5428_19/S1 undriven or does not drive anything - clipped.
    Signal add_5428_19/S0 undriven or does not drive anything - clipped.
    Signal add_5428_21/S1 undriven or does not drive anything - clipped.
    Signal add_5428_21/S0 undriven or does not drive anything - clipped.
    Signal add_5428_23/S1 undriven or does not drive anything - clipped.

    Signal add_5428_23/S0 undriven or does not drive anything - clipped.
    Signal add_5428_25/S1 undriven or does not drive anything - clipped.
    Signal add_5428_25/S0 undriven or does not drive anything - clipped.
    Signal add_5428_27/S1 undriven or does not drive anything - clipped.
    Signal add_5428_27/S0 undriven or does not drive anything - clipped.
    Signal add_5428_29/S1 undriven or does not drive anything - clipped.
    Signal add_5428_29/S0 undriven or does not drive anything - clipped.
    Signal add_5428_31/S1 undriven or does not drive anything - clipped.
    Signal add_5428_31/S0 undriven or does not drive anything - clipped.
    Signal add_5428_33/S0 undriven or does not drive anything - clipped.
    Signal add_5428_33/CO undriven or does not drive anything - clipped.
    Signal led_timer_86_add_4_1/S0 undriven or does not drive anything - clipped.
    Signal led_timer_86_add_4_1/CI undriven or does not drive anything - clipped.
    Block i3872_1_lut was optimized away.
    Block i3876_1_lut was optimized away.
    Block i3871_1_lut was optimized away.
    Block i3873_1_lut was optimized away.
    Block i2 was optimized away.

    Memory Usage

    /:
        EBRs: 1
        RAM SLICEs: 0
        Logic SLICEs: 294
        PFU Registers: 65
        -Contains EBR mux_57:  TYPE= SP8KC,  Width= 8,  Depth= 128,  REGMODE= NOREG,
             RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE= NORMAL,  GSR=
             DISABLED
    /EBR_RAM_DQ_IP_inst:
        EBRs: 2
        RAM SLICEs: 0
        Logic SLICEs: 0
        PFU Registers: 0
        -Contains EBR EBR_RAM_DQ_IP_0_1_0:  TYPE= DP8KC,  Width_A= 2,  Depth_A=
             4096,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
             ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
             GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE=
             EBR_RAM_DQ_IP.lpc
        -Contains EBR EBR_RAM_DQ_IP_0_0_1:  TYPE= DP8KC,  Width_A= 2,  Depth_A=
             4096,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
             ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
             GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE=
             EBR_RAM_DQ_IP.lpc
    /EBR_ROM_IP_inst0:
        EBRs: 1
        RAM SLICEs: 0
        Logic SLICEs: 0
        PFU Registers: 0
        -Contains EBR EBR_ROM_IP_0_0_0:  TYPE= DP8KC,  Width_A= 6,  Depth_A= 128,
             REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
             ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
             GSR= DISABLED,  MEM_INIT_FILE= microcode_0.mem,  MEM_LPC_FILE=
             EBR_ROM_IP.lpc

    OSC Summary
    -----------

    OSC 1:                                     Pin/Node Value
      OSC Instance Name:                                internal_oscillator_inst
      OSC Type:                                         OSCH
      STDBY Input:                                      NONE
      OSC Output:                              NODE     clk
      OSC Nominal Frequency (MHz):                      2.08

    ASIC Components
    ---------------

    Instance Name: internal_oscillator_inst
             Type: OSCH
    Instance Name: mux_57
             Type: SP8KC
    Instance Name: EBR_RAM_DQ_IP_inst/EBR_RAM_DQ_IP_0_1_0
             Type: DP8KC
    Instance Name: EBR_RAM_DQ_IP_inst/EBR_RAM_DQ_IP_0_0_1
             Type: DP8KC
    Instance Name: EBR_ROM_IP_inst0/EBR_ROM_IP_0_0_0
             Type: DP8KC

    Run Time and Memory Usage
    -------------------------

       Total CPU Time: 2 secs
       Total REAL Time: 3 secs
       Peak Memory Usage: 47 MB

    Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
         Copyright (c) 1995 AT&T Corp.   All rights reserved.
         Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
         Copyright (c) 2001 Agere Systems   All rights reserved.
         Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
         reserved.