Lattice Mapping Report File for Design Module 'TinyFPGA_A2'



Design Information

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial
     4Bit_P2_a2_impl.ngd -o 4Bit_P2_a2_impl_map.ncd -pr 4Bit_P2_a2_impl.prf -mp
     4Bit_P2_a2_impl.mrp -lpf C:/FPGA/4BitProject/impl/4Bit_P2_a2_impl.lpf -lpf
     C:/FPGA/4BitProject/template_P2_a2.lpf -c 0 -gui -msgset
     C:/FPGA/4BitProject/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.1.454
Mapped on:  11/27/21  11:48:37


Design Summary
   Number of registers:     74 out of  1346 (5%)
      PFU registers:           74 out of  1280 (6%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        66 out of   640 (10%)
      SLICEs as Logic/ROM:     66 out of   640 (10%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         34 out of   640 (5%)
   Number of LUT4s:        129 out of  1280 (10%)
      Number used as logic LUTs:         61
      Number used as distributed RAM:     0
      Number used as ripple logic:       68
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 22 (100%)
   Number of block RAMs:  7 out of 7 (100%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net led_timer[2]: 21 loads, 21 rising, 0 falling (Driver: led_timer_103__i2
     )
     Net clk: 27 loads, 27 rising, 0 falling (Driver: internal_oscillator_inst )

     
   Number of Clock Enables:  5
     Net PHASE: 4 loads, 4 LSLICEs
     Net Microcode1_Output_4: 1 loads, 1 LSLICEs
     Net Microcode1_Output_5: 2 loads, 2 LSLICEs
     Net QuadD_74173_inst4/Q_3_N_187_0: 2 loads, 2 LSLICEs
     Net QuadD_74173_inst3/Q_3_N_187_0: 2 loads, 2 LSLICEs
   Number of LSRs:  1
     Net RESETn: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net LOADPCn: 12 loads
     Net p2pin12_c_0: 9 loads
     Net p2pin13_c_1: 9 loads
     Net p2pin14_c_2: 9 loads
     Net RESETn: 9 loads
     Net p2pin15_c_3: 8 loads
     Net Program_Address_4: 8 loads
     Net Program_Address_5: 8 loads
     Net Program_Address_6: 8 loads
     Net Program_Address_8: 8 loads




   Number of warnings:  0
   Number of errors:    0
     




Design Errors/Warnings

   No errors or warnings present.



IO (PIO) Attributes

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| p2pin0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin1              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin2              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin3              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin4              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin5              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| pin7_done           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| pin8_pgmn           | OUTPUT    | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| p2pin6              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin7              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin12             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin13             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin14             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin15             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin8              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin9              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin10             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| p2pin11             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



Removed logic

Block GSR_INST undriven or does not drive anything - clipped.
Signal led_timer_2_enable_13 was merged into signal Microcode1_Output_5
Signal Microcode0_Output_4__N_54 was merged into signal Microcode0_Output_4
Signal n536 was merged into signal RESETn
Signal led_timer_2_enable_14 was merged into signal Microcode1_Output_4
Signal led_timer_2_enable_10 was merged into signal PHASE
Signal VCC_net undriven or does not drive anything - clipped.
Signal add_364_27/S1 undriven or does not drive anything - clipped.
Signal add_364_27/S0 undriven or does not drive anything - clipped.
Signal add_364_29/S1 undriven or does not drive anything - clipped.
Signal add_364_29/S0 undriven or does not drive anything - clipped.
Signal add_364_31/S1 undriven or does not drive anything - clipped.
Signal add_364_31/S0 undriven or does not drive anything - clipped.
Signal add_364_33/S0 undriven or does not drive anything - clipped.
Signal add_364_33/CO undriven or does not drive anything - clipped.
Signal led_timer_103_add_4_1/S0 undriven or does not drive anything - clipped.
Signal led_timer_103_add_4_1/CI undriven or does not drive anything - clipped.
Signal led_timer_103_add_4_33/S1 undriven or does not drive anything - clipped.
Signal led_timer_103_add_4_33/CO undriven or does not drive anything - clipped.
Signal add_364_1/S1 undriven or does not drive anything - clipped.
Signal add_364_1/S0 undriven or does not drive anything - clipped.
Signal add_364_1/CI undriven or does not drive anything - clipped.
Signal add_364_3/S1 undriven or does not drive anything - clipped.
Signal add_364_3/S0 undriven or does not drive anything - clipped.
Signal add_364_5/S1 undriven or does not drive anything - clipped.
Signal add_364_5/S0 undriven or does not drive anything - clipped.
Signal add_364_7/S1 undriven or does not drive anything - clipped.
Signal add_364_7/S0 undriven or does not drive anything - clipped.
Signal add_364_9/S1 undriven or does not drive anything - clipped.
Signal add_364_9/S0 undriven or does not drive anything - clipped.
Signal add_364_11/S1 undriven or does not drive anything - clipped.

Signal add_364_11/S0 undriven or does not drive anything - clipped.
Signal add_364_13/S1 undriven or does not drive anything - clipped.
Signal add_364_13/S0 undriven or does not drive anything - clipped.
Signal add_364_15/S1 undriven or does not drive anything - clipped.
Signal add_364_15/S0 undriven or does not drive anything - clipped.
Signal add_364_17/S1 undriven or does not drive anything - clipped.
Signal add_364_17/S0 undriven or does not drive anything - clipped.
Signal add_364_21/S1 undriven or does not drive anything - clipped.
Signal add_364_21/S0 undriven or does not drive anything - clipped.
Signal add_364_23/S1 undriven or does not drive anything - clipped.
Signal add_364_23/S0 undriven or does not drive anything - clipped.
Signal add_364_19/S1 undriven or does not drive anything - clipped.
Signal add_364_19/S0 undriven or does not drive anything - clipped.
Signal add_364_25/S1 undriven or does not drive anything - clipped.
Signal add_364_25/S0 undriven or does not drive anything - clipped.
Block i256_1_lut was optimized away.
Block Microcode0_Output_4__I_0_1_lut was optimized away.
Block i262_1_lut was optimized away.
Block i255_1_lut was optimized away.
Block i259_1_lut was optimized away.
Block i2 was optimized away.



Memory Usage

/:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 55
    PFU Registers: 62
    -Contains EBR mux_61:  TYPE= SP8KC,  Width= 8,  Depth= 128,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE= NORMAL,  GSR=
         DISABLED
    -Contains EBR mux_62:  TYPE= SP8KC,  Width= 8,  Depth= 128,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE= NORMAL,  GSR=
         DISABLED
/EBR_RAM_DQ_IP_inst:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR EBR_RAM_DQ_IP_0_0_0:  TYPE= DP8KC,  Width_A= 4,  Depth_A=
         2048,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE=
         EBR_RAM_DQ_IP.lpc
/Mastermind_ROM_Inst:
    EBRs: 4
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR Mastermind_ROM_0_3_0:  TYPE= DP8KC,  Width_A= 2,  Depth_A=
         4096,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= guess-the-number.mem,  MEM_LPC_FILE=
         Mastermind_ROM.lpc

    -Contains EBR Mastermind_ROM_0_1_2:  TYPE= DP8KC,  Width_A= 2,  Depth_A=
         4096,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= guess-the-number.mem,  MEM_LPC_FILE=
         Mastermind_ROM.lpc
    -Contains EBR Mastermind_ROM_0_0_3:  TYPE= DP8KC,  Width_A= 2,  Depth_A=
         4096,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= guess-the-number.mem,  MEM_LPC_FILE=
         Mastermind_ROM.lpc
    -Contains EBR Mastermind_ROM_0_2_1:  TYPE= DP8KC,  Width_A= 2,  Depth_A=
         4096,  REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= guess-the-number.mem,  MEM_LPC_FILE=
         Mastermind_ROM.lpc

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                internal_oscillator_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      19.00



ASIC Components
---------------

Instance Name: internal_oscillator_inst
         Type: OSCH
Instance Name: mux_61
         Type: SP8KC
Instance Name: mux_62
         Type: SP8KC
Instance Name: EBR_RAM_DQ_IP_inst/EBR_RAM_DQ_IP_0_0_0
         Type: DP8KC
Instance Name: Mastermind_ROM_Inst/Mastermind_ROM_0_3_0
         Type: DP8KC
Instance Name: Mastermind_ROM_Inst/Mastermind_ROM_0_1_2
         Type: DP8KC
Instance Name: Mastermind_ROM_Inst/Mastermind_ROM_0_0_3
         Type: DP8KC
Instance Name: Mastermind_ROM_Inst/Mastermind_ROM_0_2_1
         Type: DP8KC



Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 39 MB
        




Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.