


20MHz Parallel Port Oscilloscope: Phase 1

Phase 1:
 This is a Proof of Principle setup designed to test the feasibility of a parallel port o'scope made from just a 20MHz A/D and a FIFO (along with some "glue" logic). The IDT7203 and the HI1175 are FREE samples from the manufacturer! The 74HCT541 was required to match CMOS to TTL levels and will be useful for future plans (i.e., bidirectional data flow). In a later test, a 20MHz clock chip and a ripple counter were used to generate a clock signal which was fed to pins5 of the 74HCT00. A slower output of the ripple counter was used as a faster test input to the HI1175.



OrCAD, Inc.
 13221 S.W. 68th Parkway, Suite 200
 Beaverton, OR 97223
 (503) 671-9500 (800) 671-9505

Page Size: A

Revision: -

January 1, 2000

Page 1 of 1